
dsPIC30F3014/4013
DS70138G-page 154
2010 Microchip Technology Inc.
Table 20-5 shows the Reset conditions for the RCON
register. Since the control bits within the RCON register
are R/W, the information in the table means that all the
bits are negated prior to the action specified in the
condition column.
TABLE 20-5:
INITIALIZATION CONDITION FOR RCON REGISTER: CASE 1
conditions for the RCON register. In this case, it is not
assumed the user has set/cleared specific bits prior to
action specified in the condition column.
TABLE 20-6:
INITIALIZATION CONDITION FOR RCON REGISTER: CASE 2
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Power-on Reset
0x000000
00
0
1
Brown-out Reset
0x000000
00
0
1
MCLR Reset during normal
operation
0x000000
00
1
0
Software Reset during
normal operation
0x000000
00
0
1
0
MCLR Reset during Sleep
0x000000
00
1
0
1
0
MCLR Reset during Idle
0x000000
00
1
0
1
0
WDT Time-out Reset
0x000000
00
0
1
0
WDT Wake-up
PC + 2
00
0
1
0
1
0
Interrupt Wake-up from Sleep
PC + 2(1)
00
0
1
0
Clock Failure Trap
0x000004
00
0
Trap Reset
0x000000
10
0
Illegal Operation Trap
0x000000
01
0
Legend: u = unchanged, x = unknown, – = unimplemented bit, read as ‘0’
Note 1:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Power-on Reset
0x000000
0
000
1
Brown-out Reset
0x000000
u
uuu
0
1
MCLR Reset during normal
operation
0x000000
u
1
0
000
u
Software Reset during
normal operation
0x000000
u
0
1
000
u
MCLR Reset during Sleep
0x000000
u
1
u
001
u
MCLR Reset during Idle
0x000000
u
1
u
010
u
WDT Time-out Reset
0x000000
u
0
100
u
WDT Wake-up
PC + 2
u
1u1
u
Interrupt Wake-up from Sleep
PC + 2(1)
u
uu1
u
Clock Failure Trap
0x000004
u
uuu
u
Trap Reset
0x000000
1
u
uuu
u
Illegal Operation Reset
0x000000
u
1
u
uuu
u
Legend: u = unchanged, x = unknown, – = unimplemented bit, read as ‘0’
Note 1:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.